Envío a todo Costa Rica por solo ₡1490 

Enviar a
Costa Rica
0
  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional

Selecciona tu país

América

Europa

Resto del mundo

portada Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits (en Inglés)
Formato
Libro Físico
Editorial
Idioma
Inglés
N° páginas
259
Encuadernación
Tapa Dura
ISBN
1439829411
ISBN13
9781439829417

Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits (en Inglés)

Goel, Sandeep K. ; Chakrabarty, Krishnendu (Autor) · CRC Press · Tapa Dura

Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits (en Inglés) - Goel, Sandeep K. ; Chakrabarty, Krishnendu

Libro Nuevo Importado
Envío: 14 a 19 días háb.
₡ 169.197
Costos de importación y 13% IVA incluídos en el precio ✅
Libro Nuevo

Última Unidad

₡ 169.197
Llega entre el 26 Ago y el 04 Sep a Costa Rica. Seleccionar ubicación

Reseña del libro "Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits (en Inglés)"

Advances in design methods and process technologies have resulted in a continuous increase in the complexity of integrated circuits (ICs). However, the increased complexity and nanometer-size features of modern ICs make them susceptible to manufacturing defects, as well as performance and quality issues. Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits covers common problems in areas such as process variations, power supply noise, crosstalk, resistive opens/bridges, and design-for-manufacturing (DfM)-related rule violations. The book also addresses testing for small-delay defects (SDDs), which can cause immediate timing failures on both critical and non-critical paths in the circuit. Overviews semiconductor industry test challenges and the need for SDD testing, including basic concepts and introductory material Describes algorithmic solutions incorporated in commercial tools from Mentor Graphics Reviews SDD testing based on "alternative methods" that explores new metrics, top-off ATPG, and circuit topology-based solutions Highlights the advantages and disadvantages of a diverse set of metrics, and identifies scope for improvement Written from the triple viewpoint of university researchers, EDA tool developers, and chip designers and tool users, this book is the first of its kind to address all aspects of SDD testing from such a diverse perspective. The book is designed as a one-stop reference for current industrial practices, research challenges in the domain of SDD testing, and recent developments in SDD solutions.

Opiniones del libro

Preguntas frecuentes sobre el libro

Todos los libros de nuestro catálogo son Originales.
El libro está escrito en Inglés.
La encuadernación de esta edición es Tapa Dura.

Preguntas y respuestas sobre el libro

¿Tienes una pregunta sobre el libro? Inicia sesión para poder agregar tu propia pregunta.

Opiniones sobre Buscalibre

Ver más opiniones de clientes